/**************************************************************************

Author: Martin Renters
  Date: Jun/94

**************************************************************************/

#include <sys/cdefs.h>

//FILE_LICENCE ( BSD2 );

#define VENDOR_NONE     0
#define VENDOR_WD       1
#define VENDOR_NOVELL   2
#define VENDOR_3COM     3

#define FLAG_PIO        0x01
#define FLAG_16BIT      0x02
#define FLAG_790        0x04

#define MEM_8192        32
#define MEM_16384       64
#define MEM_32768       128

#define ISA_MAX_ADDR    0x400

/**************************************************************************
Western Digital/SMC Board Definitions
**************************************************************************/
#define WD_LOW_BASE     0x200
#define WD_HIGH_BASE    0x3e0
#ifndef WD_DEFAULT_MEM
#define WD_DEFAULT_MEM  0xD0000
#endif
#define WD_NIC_ADDR     0x10

/**************************************************************************
Western Digital/SMC ASIC Addresses
**************************************************************************/
#define WD_MSR          0x00
#define WD_ICR          0x01
#define WD_IAR          0x02
#define WD_BIO          0x03
#define WD_IRR          0x04
#define WD_LAAR         0x05
#define WD_IJR          0x06
#define WD_GP2          0x07
#define WD_LAR          0x08
#define WD_BID          0x0E

#define WD_ICR_16BIT    0x01

#define WD_MSR_MENB     0x40

#define WD_LAAR_L16EN   0x40
#define WD_LAAR_M16EN   0x80

#define WD_SOFTCONFIG   0x20

/**************************************************************************
Western Digital/SMC Board Types
**************************************************************************/
#define TYPE_WD8003S    0x02
#define TYPE_WD8003E    0x03
#define TYPE_WD8013EBT  0x05
#define TYPE_WD8003W    0x24
#define TYPE_WD8003EB   0x25
#define TYPE_WD8013W    0x26
#define TYPE_WD8013EP   0x27
#define TYPE_WD8013WC   0x28
#define TYPE_WD8013EPC  0x29
#define TYPE_SMC8216T   0x2a
#define TYPE_SMC8216C   0x2b
#define TYPE_SMC8416T   0x00    /* Bogus entries: the 8416 generates the */
#define TYPE_SMC8416C   0x00    /* the same codes as the 8216. */
#define TYPE_SMC8013EBP 0x2c

/**************************************************************************
3com 3c503 definitions
**************************************************************************/

#ifndef _3COM_BASE
#define _3COM_BASE 0x300
#endif

#define _3COM_TX_PAGE_OFFSET_8BIT     0x20
#define _3COM_TX_PAGE_OFFSET_16BIT    0x0
#define _3COM_RX_PAGE_OFFSET_16BIT    0x20

#define _3COM_ASIC_OFFSET 0x400
#define _3COM_NIC_OFFSET 0x0

#define _3COM_PSTR            0
#define _3COM_PSPR            1

#define _3COM_BCFR            3
#define _3COM_BCFR_2E0        0x01
#define _3COM_BCFR_2A0        0x02
#define _3COM_BCFR_280        0x04
#define _3COM_BCFR_250        0x08
#define _3COM_BCFR_350        0x10
#define _3COM_BCFR_330        0x20
#define _3COM_BCFR_310        0x40
#define _3COM_BCFR_300        0x80
#define _3COM_PCFR            4
#define _3COM_PCFR_PIO        0
#define _3COM_PCFR_C8000      0x10
#define _3COM_PCFR_CC000      0x20
#define _3COM_PCFR_D8000      0x40
#define _3COM_PCFR_DC000      0x80
#define _3COM_CR              6
#define _3COM_CR_RST          0x01    /* Reset GA and NIC */
#define _3COM_CR_XSEL         0x02    /* Transceiver select. BNC=1(def) AUI=0 */
#define _3COM_CR_EALO         0x04    /* window EA PROM 0-15 to I/O base */
#define _3COM_CR_EAHI         0x08    /* window EA PROM 16-31 to I/O base */
#define _3COM_CR_SHARE        0x10    /* select interrupt sharing option */
#define _3COM_CR_DBSEL        0x20    /* Double buffer select */
#define _3COM_CR_DDIR         0x40    /* DMA direction select */
#define _3COM_CR_START        0x80    /* Start DMA controller */
#define _3COM_GACFR           5
#define _3COM_GACFR_MBS0      0x01
#define _3COM_GACFR_MBS1      0x02
#define _3COM_GACFR_MBS2      0x04
#define _3COM_GACFR_RSEL      0x08    /* enable shared memory */
#define _3COM_GACFR_TEST      0x10    /* for GA testing */
#define _3COM_GACFR_OWS       0x20    /* select 0WS access to GA */
#define _3COM_GACFR_TCM       0x40    /* Mask DMA interrupts */
#define _3COM_GACFR_NIM       0x80    /* Mask NIC interrupts */
#define _3COM_STREG           7
#define _3COM_STREG_REV       0x07    /* GA revision */
#define _3COM_STREG_DIP       0x08    /* DMA in progress */
#define _3COM_STREG_DTC       0x10    /* DMA terminal count */
#define _3COM_STREG_OFLW      0x20    /* Overflow */
#define _3COM_STREG_UFLW      0x40    /* Underflow */
#define _3COM_STREG_DPRDY     0x80    /* Data port ready */
#define _3COM_IDCFR           8
#define _3COM_IDCFR_DRQ0      0x01    /* DMA request 1 select */
#define _3COM_IDCFR_DRQ1      0x02    /* DMA request 2 select */
#define _3COM_IDCFR_DRQ2      0x04    /* DMA request 3 select */
#define _3COM_IDCFR_UNUSED    0x08    /* not used */
#define _3COM_IDCFR_IRQ2      0x10    /* Interrupt request 2 select */
#define _3COM_IDCFR_IRQ3      0x20    /* Interrupt request 3 select */
#define _3COM_IDCFR_IRQ4      0x40    /* Interrupt request 4 select */
#define _3COM_IDCFR_IRQ5      0x80    /* Interrupt request 5 select */
#define _3COM_IRQ2      2
#define _3COM_IRQ3      3
#define _3COM_IRQ4      4
#define _3COM_IRQ5      5
#define _3COM_DAMSB           9
#define _3COM_DALSB           0x0a
#define _3COM_VPTR2           0x0b
#define _3COM_VPTR1           0x0c
#define _3COM_VPTR0           0x0d
#define _3COM_RFMSB           0x0e
#define _3COM_RFLSB           0x0f

/**************************************************************************
NE1000/2000 definitions
**************************************************************************/
#define NE_ASIC_OFFSET  0x10
#define NE_RESET        0x0F            /* Used to reset card */
#define NE_DATA         0x00            /* Used to read/write NIC mem */

#define COMPEX_RL2000_TRIES     200

/**************************************************************************
8390 Register Definitions
**************************************************************************/
#define D8390_P0_COMMAND        0x00
#define D8390_P0_PSTART         0x01
#define D8390_P0_PSTOP          0x02
#define D8390_P0_BOUND          0x03
#define D8390_P0_TSR            0x04
#define D8390_P0_TPSR           0x04
#define D8390_P0_TBCR0          0x05
#define D8390_P0_TBCR1          0x06
#define D8390_P0_ISR            0x07
#define D8390_P0_RSAR0          0x08
#define D8390_P0_RSAR1          0x09
#define D8390_P0_RBCR0          0x0A
#define D8390_P0_RBCR1          0x0B
#define D8390_P0_RSR            0x0C
#define D8390_P0_RCR            0x0C
#define D8390_P0_TCR            0x0D
#define D8390_P0_DCR            0x0E
#define D8390_P0_IMR            0x0F
#define D8390_P1_COMMAND        0x00
#define D8390_P1_PAR0           0x01
#define D8390_P1_PAR1           0x02
#define D8390_P1_PAR2           0x03
#define D8390_P1_PAR3           0x04
#define D8390_P1_PAR4           0x05
#define D8390_P1_PAR5           0x06
#define D8390_P1_CURR           0x07
#define D8390_P1_MAR0           0x08

#define D8390_COMMAND_PS0       0x0             /* Page 0 select */
#define D8390_COMMAND_PS1       0x40            /* Page 1 select */
#define D8390_COMMAND_PS2       0x80            /* Page 2 select */
#define D8390_COMMAND_RD2       0x20            /* Remote DMA control */
#define D8390_COMMAND_RD1       0x10
#define D8390_COMMAND_RD0       0x08
#define D8390_COMMAND_TXP       0x04            /* transmit packet */
#define D8390_COMMAND_STA       0x02            /* start */
#define D8390_COMMAND_STP       0x01            /* stop */

#define D8390_RCR_MON           0x20            /* monitor mode */

#define D8390_DCR_FT1           0x40
#define D8390_DCR_LS            0x08            /* Loopback select */
#define D8390_DCR_WTS           0x01            /* Word transfer select */

#define D8390_ISR_PRX           0x01            /* successful recv */
#define D8390_ISR_PTX           0x02            /* successful xmit */
#define D8390_ISR_RXE           0x04            /* receive error */
#define D8390_ISR_TXE           0x08            /* transmit error */
#define D8390_ISR_OVW           0x10            /* Overflow */
#define D8390_ISR_CNT           0x20            /* Counter overflow */
#define D8390_ISR_RDC           0x40            /* Remote DMA complete */
#define D8390_ISR_RST           0x80            /* reset */

#define D8390_RSTAT_PRX         0x01            /* successful recv */
#define D8390_RSTAT_CRC         0x02            /* CRC error */
#define D8390_RSTAT_FAE         0x04            /* Frame alignment error */
#define D8390_RSTAT_OVER        0x08            /* FIFO overrun */

#define D8390_TXBUF_SIZE        6
#define D8390_RXBUF_END         32
#define D8390_PAGE_SIZE         256

struct ringbuffer {
        unsigned char status;
        unsigned char next;
        unsigned short len;
} __packed;
/*
 * Local variables:
 *  c-basic-offset: 8
 * End:
 */

